

Thumb Instruction Set Quick Reference Card



Operation		Assembler	Lo regs	Hi regs	Cond codes	Action	Notes
Move	Immediate	MOV Rd, #8_Bit_Value	✓	✗	✓	Rd= #8_Bit_Value	8-bit immediate value
	Hi to Lo	MOV Rd, Hs	✓	✓	✓	Rd= Hs	
	Lo to Hi	MOV Hd, Rs	✓	✓	✓	Hd= Rs	
	Hi to Hi	MOV Hd, Hs	✗	✓	✓	Hd= Hs	
ALU	Arithmetic	Add Lo and Lo	ADD Rd, Rs, #3_Bit_Value	✓	✗	Rd= Rs + #3_Bit_Value	3-bit immediate value
		Hi to Lo	ADD Rd, Rs, Rn	✓	✓	Rd= Rn + Rs	
		Lo to Hi	ADD Rd, Hs	✓	✓	Rd= Rd + Hs	
		Hi to Hi	ADD Hd, Rs	✓	✓	Hd= Hd + Rs	
		Immediate Value to SP	ADD Rd, #8_Bit_Value	✗	✓	Hd= Hd + Hs	
		with carry	ADD SP, #Imm	✓	✓	Rd= Rd + #8_Bit_Value	8-bit immediate value
		Subtract	ADD SP, #-Imm	✓	✓	Rd= SP + #Imm	7-bit immediate value
		with carry	ADC Rd, Rs	✗	✓	SP:= SP + #Imm	
	Immediate with carry	Subtract	SUB Rd, Rs, Rn	✓	✓	Rd= Rd + Rs + C-bit	8-bit immediate value
		Value to SP	SUB Rd, Rs, #3_Bit_Value	✓	✓	Rd= Rd - Rs - NOT C-bit	7-bit immediate value
		with carry	SUB Rd, #8_Bit_Value	✓	✓	Rd= Rs - #3_Bit_Value	3-bit immediate value
		with carry	SEC Rd, Rs	✗	✓	Rd= Rd - #8_Bit_Value	8-bit immediate value
		Negate	NEG Rd, Rs	✗	✓	Rd= Rd - Rs - NOT C-bit	
		Multiply	MUL Rd, Rs	✗	✓	Rd= -Rs	
		Compare	CMP Rd, Rs	✓	✓	Rd= Rd * Rs	
		Lo and Lo	CMP Rd, Hs	✓	✓		
Logical	Shift/Rotate	Lo and Hi	CMP Hd, Rs	✓	✓	CPSR flags= Rd - Rs	Set cond codes on Rd - Rs
		Hi and Lo	CMP Hd, Rn	✓	✓	CPSR flags= Rd - Hs	
		Hi and Hi	CMP Hd, Hs	✗	✓	CPSR flags= Hd - Rs	
		Negative	CMV Rd, Rs	✓	✓	CPSR flags= Hd - Hs	
		Immediate	CMP Rd, #8_Bit_Value	✗	✓	CPSR flags= Rd + Rs	Set cond codes on Rd + Rs
		AND	AND Rd, Rs	✓	✓	CPSR flags= Rd - #8_Bit_Value	8-bit immediate value
		EOR	EOR Rd, Rs	✗	✓		
		OR	OR Rd, Rs	✗	✓		
	Shift/Rotate	Bit clear	BIC Rd, Rs	✓	✓	Rd= Rd AND RS	Set cond codes on Rd AND RS
		Move NOT	MVN Rd, Rs	✓	✓	Rd= NOT Rs	
		Test bits	TST Rd, Rs	✓	✓	Rd= Rd AND RS	
		Logical shift left	LSL Rd, Rs, #5_Bit_Offset	✓	✓	Rd= Rd < #5_Bit_Offset	5-bit immediate value
		Logical shift right	LSL Rd, Rs, #5_Bit_Offset	✓	✓	Rd= Rd << Rs	
		Arithmetic shift right	LSR Rd, Rs, #5_Bit_Offset	✓	✓	Rd= Rs > #5_Bit_Offset	5-bit immediate value
		Rotate right	ASR Rd, Rs, #5_Bit_Offset	✓	✓	Rd= Rd ASR #5_Bit_Offset	5-bit immediate value
			ROR Rd, Rs	✓	✓	Rd= Rd ROR Rs	

Thumb Instruction Set Quick Reference Card



Operation	Assembler	Lo regs	Hi regs	Cond codes	Action	Notes
Branch Conditional						
if Z set	BEQ label					9-bit two's complement address, halfword aligned (label >>1)
if Z clear	BNE label					Equal
if C set	BCS label					Not equal
if C clear	BCC label					Unsigned higher or same
if N set	BMI label					Unsigned lower
if N clear	BPL label					Negative
if V set	BVS label					Positive or zero
if V clear	BVC label					Overflow
if C set and Z clear	BHI label					No overflow
if C clear and Z set	BLS label					Unsigned higher
if N set and V set, or	BGT label					Unsigned lower or same
if N clear and V clear	BLT label					Greater or equal
if N set and V clear, or	BGE label					Less than
if N clear and V set	BGE label					Greater than
if Z clear, and N or V set, or						
if Z clear, and N or V clear						
if Z set, or						
N set and V clear, or						
N clear and V set						
unconditional	BLE label					
long branch with link	BHU label					
Optional state change to Lo to Hi	BX RS BX HS	✓	✗	✓		
Load	with immediate offset					
word	LDR Rd, [Rb, #Imm]	✓	✓	✗	Rd := [Rb + #Imm]	
halfword	LDRH Rd, [Rb, #Imm]	✓	✓	✗	Rd := [Rb + #Imm]	
byte	LDRB Rd, [Rb, #Imm]	✓	✓	✗	Rd := [Rb + #Imm]	
with register offset						
word	LDR Rd, [Rb, Rr]	✓	✓	✗	Rd := [Rb + Rr]	
halfword	LDRH Rd, [Rb, Rr]	✓	✓	✗	Rd := [Rb + Rr]	
signed halfword	LDRSH Rd, [Rb, Rr]	✓	✓	✗	Rd := [Rb + Rr]	
byte	LDRB Rd, [Rb, Rr]	✓	✓	✗	Rd := [Rb + Rr]	
signed byte	LDRSB Rd, [Rb, Rr]	✓	✓	✗	Rd := [Rb + Rr]	
PC-relative	LDR Rd, [PC, #Imm]	✓	✓	✗	Rd := [PC + #Imm]	
SP-relative	LDR Rd, [SP, #Imm]	✓	✓	✗	Rd := [SP + #Imm]	
Address	ADD Rd, PC, #Imm	✓	✓	✗	Rd := [PC + #Imm]	
using PC	ADD Rd, SP, #Imm	✓	✓	✗	Rd := [SP + #Imm]	
using SP	LDMIA Rb!, { Rlist }	✓	✓	✗		
Multiple						Loads list of registers, starting at base address in Rb. Writes back new address.

Thumb Instruction Set Quick Reference Card



Operation	Assembler	Lo regs	Hi regs	Cond codes	Action	Notes
Store	with immediate offset					
word	STR Rd, [Rb, #Imm]	✓	✗		[Rb + #Imm]:= Rd	7-bit immediate offset
halfword	STRH Rd, [Rb, #Imm]	✓	✗		[Rb + #Imm]:= Halfword value from Rd	8-bit immediate offset. Stores bits 0-15.
byte	STRB Rd, [Rb, #Imm]	✓	✗		[Rb + #Imm]:= Byte value from Rd	7-bit immediate offset
with register offset						
word	STR Rd, [Rb, Ro]	✓	✗		[Rb + Ro]:= Rd	Pre-indexed word store
halfword	STRH Rd, [Rb, Ro]	✓	✗		[Rb + Ro]:= Halfword value from Rd	Stores bits 0-15
byte	STRB Rd, [Rb, Ro]	✓	✗		[Rb + Ro]:= Byte value from Rd	Pre-indexed byte store
SP-relative	STR Rd, [SP, #Imm]	✓	✗		[SP + #Imm]:= Rd	10-bit unsigned immediate offset (word-aligned)
Multiple	STMIA Rb!, { Rlist }	✓	✗			Stores list of registers, starting at base address in Rb. Writes back new address.
Push/ Pop	Push registers onto stack	PUSH { Rlist }	✓	✗		Full descending stack
	Push LR and registers onto stack	PUSH { Rlist, LR }	✓	✗		
	Pop registers from stack	POP { Rlist }	✓	✗		Full descending stack
	Pop registers and PC from stack	POP { Rlist, PC }	✓	✗		
Software Interrupt		SWI #8_Bit_Value				

Proprietary Notice

ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001B

Change Log

Issue	Date	By	Change
Beta			Beta draft
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release

ENGLAND

Advanced RISC Machines Limited
Fulbourn Road
Cherry Hinton
Cambridge CB1 4JN
England
Telephone: +44 1223 400400
Facsimile: +44 1223 400410
Email: info@armtd.co.uk

JAPAN

Advanced RISC Machines K.K.
KSP West Bldg, 3F 300D, 3-2-1 Sakado
Takatsu-ku, Kawasaki-shi
Kanagawa, 213
Japan

Telephone: +81 44 850 1301
Facsimile: +81 44 850 1308
Email: info@armtd.co.uk

USA

ARM USA
Suite 5, 985 University Avenue
Los Gatos
California 95030
USA

Telephone: +1 408 399 5199
Facsimile: +1 408 399 8854
Email: info@arm.com

GERMANY

Advanced RISC Machines Limited
Otto-Hahn Str. 13b
85521 Ottobrunn-Riemerling
Munich
Germany
Telephone: +49 89 608 75545
Facsimile: +49 98 608 75599
Email: info@armtd.co.uk

POWERS

ARM
http://www.arm.com