

Operation		Assembler		Lo regs	Hi regs	Cond codes	Action	Notes		
Move	Immediate			✓		✓				
	Hi to Lo		MOV Rd, #8_Bit_Value	✓	X		Rd = #8_Bit_Value	8-bit immediate value		
	Lo to Hi		MOV Rd, Hs	✓	✓		Rd = Hs			
	Hi to Hi		MOV Hd, Rs	✓	✓		Hd = Rs			
	Lo to Hi		MOV Hd, Hs	X	✓		Hd = Hs			
ALU	Arithmetic Add Lo and Lo Hi to Lo Lo to Hi Lo to Hi Hi to Hi Immediate Value to SP with carry Subtract Immediate with carry Negate Multiply Compare Lo and Lo Lo and Hi Hi and Lo Hi and Hi Negative Immediate		ADD Rd, Rs, #3_Bit_Value	✓	X	✓	Rd = Rs + #3_Bit_Value	3-bit immediate value		
			ADD Rd, Rs, Rn	✓	X	✓	Rd = Rn + Rs			
			ADD Rd, Hs	✓	✓		Rd = Rd + Hs			
			ADD Hd, Rs	✓	✓		Hd = Hd + Rs			
			ADD Hd, Hs	✓	✓		Hd = Hd + Hs			
			ADD Rd, #8_Bit_Value	✓	X	✓	Rd = Rd + #8_Bit_Value	8-bit immediate value		
			ADD SP, #Imm			✓	SP = SP + #Imm	7-bit immediate value		
			ADD SP, #-Imm			✓	SP = SP - #Imm			
			ADC Rd, Rs	✓	X	✓	Rd = Rd + Rs + C-bit			
			SUB Rd, Rs, Rn	✓	X	✓	Rd = Rs - Rn			
			SUB Rd, Rs, #3_Bit_Value	✓	X	✓	Rd = Rs - #3_Bit_Value	3-bit immediate value		
			SUB Rd, #8_Bit_Value	✓	X	✓	Rd = Rd - #8_Bit_Value	8-bit immediate value		
			SBC Rd, Rs	✓	X	✓	Rd = Rd - Rs - NOT C-bit			
			NEG Rd, Rs	✓	X	✓	Rd = -Rs			
			MUL Rd, Rs	✓	X	✓	Rd = Rd * Rs			
			CMP Rd, Rs		X	✓	CPSR flags = Rd - Rs	Set cond codes on Rd - Rs		
			CMP Rd, Hs		✓	✓	CPSR flags = Rd - Hs			
			CMP Hd, Rs		✓	✓	CPSR flags = Hd - Rs			
			CMP Hd, Hs		✓	✓	CPSR flags = Hd - Hs			
			CWN Rd, Rs		X	✓	CPSR flags = Rd + Rs	Set cond codes on Rd + Rs		
			CMP Rd, #8_Bit_Value		X	✓	CPSR flags = Rd - #8_Bit_Value	8-bit immediate value		
		Logical	AND		AND Rd, Rs	✓	X	✓	Rd = Rd AND Rs	
			EOR		EOR Rd, Rs	✓	X	✓	Rd = Rd EOR Rs	
			OR		ORR Rd, Rs	✓	X	✓	Rd = Rd OR Rs	
			Bit clear		BIC Rd, Rs	✓	X	✓	Rd = Rd AND NOT Rs	
			Move NOT		MVN Rd, Rs	✓	X	✓	Rd = NOT Rs	
			Test bits		TST Rd, Rs	✓	X	✓	CPSR flags = Rd AND Rs	Set cond codes on Rd AND Rs
Shift/Rotate	Logical shift left			LSL Rd, Rs, #5_Bit_Offset	✓	X	✓	Rd = Rs << #5_Bit_Offset	5-bit immediate value	
	Logical shift right		LSR Rd, Rs	✓	X	✓	Rd = Rd >> Rs	5-bit immediate value		
	Arithmetic shift right		ASR Rd, Rs, #5_Bit_Offset	✓	X	✓	Rd = Rs ASR #5_Bit_Offset	5-bit immediate value		
	Rotate right		ASR Rd, Rs	✓	X	✓	Rd = Rd ASR Rs			
			ROR Rd, Rs	✓	X	✓	Rd = Rd ROR Rs			

Operation	Assembler	Lo regs	Hi regs	Cond codes	Action	Notes
Branch						
Conditional						
if Z set	BEQ label					9-bit two's complement address, halfword aligned (label >> 1)
if Z clear	BNE label					Equal
if C set	BCS label					Not equal
if C clear	BCC label					Unsigned higher or same
if N set	BMI label					Unsigned lower
if N clear	BPL label					Negative
if V set	BVS label					Positive or zero
if V clear	BVC label					Overflow
if C set and Z clear	BHI label					No overflow
if C clear and Z set	BLS label					Unsigned higher
if N set and V set, or if N clear and V clear	BGE label					Unsigned lower or same
if N set and V clear, or if N clear and V set	BLT label					Greater or equal
if Z clear, and N or V set, or if Z clear, and N or V clear	BGT label					Less than
if Z set, or if Z clear, and N or V clear, or N set and V clear, or N clear and V set	BLE label					Greater than
unconditional	B label					
long branch with link	BL label					
Optional state change to Lo to Hi	BX Rs BX Hs	✓ X	X ✓			12-bit two's complement address, word aligned (label << 1) label is 23-bit two's complement halfword offset, split into two 11-bit halves (ignoring bit 0). Encoded as 2 Thumb instructions.
Load						Toggles between ARM and Thumb state
with immediate offset						
word	LDR Rd, [Rb, #Imm]	✓	X		Rd = [Rb + #imm]	7-bit immediate offset
halfword	LDRH Rd, [Rb, #Imm]	✓	X		Rd = [Rb + #imm]	8-bit immediate offset. Loads bits 0-15 and sets bits 16-31 to 0
byte	LDRB Rd, [Rb, #Imm]	✓	X		Rd = [Rb + #imm]	5-bit immediate offset Loads bit 0-7 and sets bits 8-31 to 0
with register offset						
word	LDR Rd, [Rb, Ro]	✓	X		Rd = [Rb + Ro]	Loads bits 0-15 and sets bits 16-31 to 0
halfword	LDRH Rd, [Rb, Ro]	✓	X		Rd = [Rb + Ro]	Loads bits 0-15 and sets bits 16-31 to bit 15
signed halfword	LDRSH Rd, [Rb, Ro]	✓	X		Rd = [Rb + Ro]	Loads bits 0-7 and sets bits 8-31 to 0
byte	LDRSB Rd, [Rb, Ro]	✓	X		Rd = [Rb + Ro]	Loads bits 0-7 and sets bits 8-31 to bit 7
signed byte	LDRSB Rd, [Rb, Ro]	✓	X		Rd = [Rb + Ro]	10-bit unsigned immediate offset (word-aligned), PC bit 1 read as 0.
PC-relative	LDR Rd, [PC, #Imm]	✓	X		Rd = [PC + #imm]	10-bit unsigned immediate offset (word-aligned)
SP-relative	LDR Rd, [SP, #Imm]	✓	X		Rd = [SP + #imm]	
Address using PC	ADD Rd, PC, #Imm	✓	X		Rd = [PC + #imm]	10-bit unsigned immediate offset (word-aligned), PC bit 1 read as 0.
using SP	ADD Rd, SP, #Imm	✓	X		Rd = [SP + #imm]	10-bit unsigned immediate offset (word-aligned)
Multiple	LDMIA Rb!, { Rlist }	✓	X			Loads list of registers, starting at base address in Rb. Writes back new address.



Thumb Instruction Set Quick Reference Card

Operation	Assembler	Lo regs	Hi regs	Cond codes	Action	Notes
Store						
with immediate offset	STR Rd, [Rb, #Imm]	✓	X		[Rb + #imm]= Rd	7-bit immediate offset
word	STRH Rd, [Rb, #Imm]	✓	X		[Rb + #imm]= Halfword value from Rd	8-bit immediate offset. Stores bits 0-15.
halfword	STRB Rd, [Rb, #Imm]	✓	X		[Rb + #imm]= Byte value from Rd	7-bit immediate offset
byte						
with register offset						
word	STR Rd, [Rb, Ro]	✓	X		[Rb + Ro]= Rd	Pre-indexed word store
halfword	STRH Rd, [Rb, Ro]	✓	X		[Rb + Ro]= Halfword value from Rd	Stores bits 0-15
byte	STRB Rd, [Rb, Ro]	✓	X		[Rb + Ro]= Byte value from Rd	Pre-indexed byte store
SP-relative	STR Rd, [SP, #Imm]	✓	X		[SP + #imm]= Rd	10-bit unsigned immediate offset (word-aligned)
Multiple	STMIA Rbi, { Rlist }	✓	X			Stores list of registers, starting at base address in Rb. Writes back new address.
Push/Pop						
Push registers onto stack	PUSH { Rlist }	✓	X			Full descending stack
Push LR and registers onto stack	PUSH { Rlist, LR }	✓	X			
Pop registers from stack	POP { Rlist }	✓	X			
Pop registers and PC from stack	POP { Rlist, PC }	✓	X			Full descending stack
Software Interrupt	SWI #8_Bit_Value					

Proprietary Notice

ARM and the ARM Powered logo are trademarks of Advanced RISC Machines Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001B

Change Log

Issue	Date	By	Change
Beta	April 1995	BJH	Beta draft
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release

ENGLAND

Advanced RISC Machines Limited
Fulbourn Road
Cherry Hinton
Cambridge CB1 4JN
England

Telephone: +44 1223 400400
Facsimile: +44 1223 400410
Email: info@armLtd.co.uk

GERMANY

Advanced RISC Machines Limited
Otto-Hahn Str. 13b
85521 Ottobrun-Riemering
Munich
Germany

Telephone: +49 89 608 75545
Facsimile: +49 98 608 75599
Email: info@armLtd.co.uk

JAPAN

Advanced RISC Machines K.K.
KSP West Bldg. 3F 300D, 3-2-1 Sakado
Takatsu-ku, Kawasaki-shi
Kanagawa, 213
Japan

Telephone: +81 44 850 1301
Facsimile: +81 44 850 1308
Email: info@armLtd.co.uk

USA

ARM USA
Suite 5, 985 University Avenue
Los Gatos
California 95030
USA

Telephone: +1 408 399 5199
Facsimile: +1 408 399 8854
Email: info@arm.com



http://www.arm.com