Add support for this new phase, related to VBE, which runs after TPL. It determines the state of the machine, then selects which SPL image to use. SDRAM init is then done in SPL (rather than TPL as normal for Rockchip), so that VBE can update the SDRAM-intit code in the field. Series-changes: 2 - Rewrite help for VPL_ROCKCHIP_COMMON_BOARD - Skip spl-boot-order.c for VPL (rather than modifying it) Series-changes: 4 - Add a value for SPL_STACK_R_ADDR Series-changes: 5 - Expand commit message to mention VBE - Move SUPPORT_VPL next to other SUPPORT_xxx options - Put TPL_DM_MMC in alpha order - Move VPL_ROCKCHIP_COMMON_BOARD up a bit - Move VPL_LDSCRIPT up a bit - Drop config SPL_STACK_R_ADDR - Use if() instead of ? in spl_boot_device() - Drop mention of SPL_RAW_IMAGE_SUPPORT since it is already the default - Drop mention of SPL_SEPARATE_BSS since VPL doesn't need it Signed-off-by: Simon Glass <sjg@chromium.org>
43 lines
769 B
C
43 lines
769 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2012
|
|
* Texas Instruments, <www.ti.com>
|
|
*/
|
|
#ifndef _ASM_SPL_H_
|
|
#define _ASM_SPL_H_
|
|
|
|
#if defined(CONFIG_ARCH_EXYNOS4) || defined(CONFIG_ARCH_EXYNOS5) || \
|
|
defined(CONFIG_ARCH_K3) || defined(CONFIG_ARCH_OMAP2PLUS)
|
|
/* Platform-specific defines */
|
|
#include <asm/arch/spl.h>
|
|
|
|
#else
|
|
enum {
|
|
BOOT_DEVICE_RAM,
|
|
BOOT_DEVICE_MMC1,
|
|
BOOT_DEVICE_MMC2,
|
|
BOOT_DEVICE_MMC2_2,
|
|
BOOT_DEVICE_NAND,
|
|
BOOT_DEVICE_ONENAND,
|
|
BOOT_DEVICE_NOR,
|
|
BOOT_DEVICE_UART,
|
|
BOOT_DEVICE_SPI,
|
|
BOOT_DEVICE_USB,
|
|
BOOT_DEVICE_SATA,
|
|
BOOT_DEVICE_I2C,
|
|
BOOT_DEVICE_BOARD,
|
|
BOOT_DEVICE_DFU,
|
|
BOOT_DEVICE_XIP,
|
|
BOOT_DEVICE_BOOTROM,
|
|
BOOT_DEVICE_SMH,
|
|
BOOT_DEVICE_VBE,
|
|
BOOT_DEVICE_NONE
|
|
};
|
|
#endif
|
|
|
|
#ifndef CONFIG_DM
|
|
extern gd_t gdata;
|
|
#endif
|
|
|
|
#endif
|