c480a00e3e
Introduce CONFIG_PHYTEC_K3_DDR_PATCH to make DDR timing patch code
optional for PHYTEC K3 boards. This allows better control over which
boards receive DDR timing patches, rather than compiling the code for
all boards with K3_DDRSS enabled.
Also enable the feature by default for PHYCORE_AM62X_R5.
Signed-off-by: Garrett Giordano <ggiordano@phytec.com>
Reviewed-by: Wadim Egorov <w.egorov@phytec.de>
(cherry picked from commit 893ae07cc9)
69 lines
1.5 KiB
Plaintext
69 lines
1.5 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (C) 2022 - 2023 PHYTEC Messtechnik GmbH
|
|
# Author: Wadim Egorov <w.egorov@phytec.de>
|
|
|
|
if TARGET_PHYCORE_AM62X_A53
|
|
|
|
config SYS_BOARD
|
|
default "phycore_am62x"
|
|
|
|
config SYS_VENDOR
|
|
default "phytec"
|
|
|
|
config SYS_CONFIG_NAME
|
|
default "phycore_am62x"
|
|
|
|
source "board/phytec/common/Kconfig"
|
|
|
|
endif
|
|
|
|
if TARGET_PHYCORE_AM62X_R5
|
|
|
|
config SYS_BOARD
|
|
default "phycore_am62x"
|
|
|
|
config SYS_VENDOR
|
|
default "phytec"
|
|
|
|
config SYS_CONFIG_NAME
|
|
default "phycore_am62x"
|
|
|
|
config SPL_LDSCRIPT
|
|
default "arch/arm/mach-omap2/u-boot-spl.lds"
|
|
|
|
source "board/phytec/common/Kconfig"
|
|
source "board/phytec/common/k3/Kconfig"
|
|
|
|
endif
|
|
|
|
config PHYCORE_AM62X_RAM_SIZE_FIX
|
|
bool "Set phyCORE-AM62x RAM size fix instead of detecting"
|
|
default false
|
|
help
|
|
RAM size is automatic being detected with the help of
|
|
the EEPROM introspection data. Set RAM size to a fix value
|
|
instead.
|
|
|
|
choice
|
|
prompt "phyCORE-AM62x RAM size"
|
|
depends on PHYCORE_AM62X_RAM_SIZE_FIX
|
|
default PHYCORE_AM62X_RAM_SIZE_2GB
|
|
|
|
config PHYCORE_AM62X_RAM_SIZE_1GB
|
|
bool "1GB RAM"
|
|
help
|
|
Set RAM size fix to 1GB for phyCORE-AM62x.
|
|
|
|
config PHYCORE_AM62X_RAM_SIZE_2GB
|
|
bool "2GB RAM"
|
|
help
|
|
Set RAM size fix to 2GB for phyCORE-AM62x.
|
|
|
|
config PHYCORE_AM62X_RAM_SIZE_4GB
|
|
bool "4GB RAM"
|
|
help
|
|
Set RAM size fix to 4GB for phyCORE-AM62x.
|
|
|
|
endchoice
|