bece4a4964
Resync all defconfig files using qconfig.py Signed-off-by: Simon Glass <sjg@chromium.org>
40 lines
1.1 KiB
Plaintext
40 lines
1.1 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
CONFIG_COUNTER_FREQUENCY=24000000
|
|
CONFIG_ARCH_ROCKCHIP=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="rk3528-generic"
|
|
CONFIG_ROCKCHIP_RK3528=y
|
|
CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
CONFIG_DEBUG_UART_BASE=0xFF9F0000
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
CONFIG_DEBUG_UART=y
|
|
# CONFIG_BOOTMETH_VBE is not set
|
|
CONFIG_DEFAULT_FDT_FILE="rockchip/rk3528-generic.dtb"
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
|
CONFIG_SPL_MAX_SIZE=0x40000
|
|
# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
CONFIG_CMD_MEMINFO=y
|
|
CONFIG_CMD_MEMINFO_MAP=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_MISC=y
|
|
CONFIG_CMD_MMC=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_RNG=y
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_OF_UPSTREAM is not set
|
|
CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
CONFIG_NO_NET=y
|
|
# CONFIG_ADC is not set
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
CONFIG_SUPPORT_EMMC_RPMB=y
|
|
CONFIG_MMC_DW=y
|
|
CONFIG_MMC_DW_ROCKCHIP=y
|
|
CONFIG_MMC_SDHCI=y
|
|
CONFIG_MMC_SDHCI_SDMA=y
|
|
CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
CONFIG_BAUDRATE=1500000
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
|
CONFIG_SYS_NS16550_MEM32=y
|
|
CONFIG_ERRNO_STR=y
|