7d7c1bea0b
The imply statements should be sorted in the sequence
of appearance in .config.
Tested-by: Anand Moon <linux.amoon@gmail.com>
Tested-by: E Shattow <lucent@gmail.com>
Suggested-by: Heinrich Schuchardt <xypron.glpk@gmx.de>
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
(cherry picked from commit 2c1cb8837b)
33 lines
683 B
Plaintext
33 lines
683 B
Plaintext
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# Copyright (C) 2022 StarFive Technology Co., Ltd.
|
|
|
|
config STARFIVE_JH7110
|
|
bool
|
|
select ARCH_EARLY_INIT_R
|
|
select CLK_JH7110
|
|
select CPU
|
|
select CPU_RISCV
|
|
select RAM
|
|
select RESET_JH7110
|
|
select SUPPORT_SPL
|
|
select SPL_RAM if SPL
|
|
select SPL_STARFIVE_DDR
|
|
select SYS_CACHE_SHIFT_6
|
|
select SPL_ZERO_MEM_BEFORE_USE
|
|
select PINCTRL_STARFIVE_JH7110
|
|
imply SMP
|
|
imply SPL_RISCV_ACLINT
|
|
imply SIFIVE_CACHE
|
|
imply SPL_SYS_MALLOC_CLEAR_ON_INIT
|
|
imply SPL_LOAD_FIT
|
|
imply SPL_CPU
|
|
imply SPL_OPENSBI
|
|
imply OF_UPSTREAM
|
|
imply SIFIVE_CCACHE
|
|
imply MMC
|
|
imply MMC_BROKEN_CD
|
|
imply MMC_SPI
|
|
imply SPI
|
|
imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
|