These boards have quite a low BSS limit of 1K. The new dlmalloc needs about 1K of BSS (instead of 2K of data), since its state has moved out of the data region. Increase the limit by 0.5K for these boards: imx8mp_data_modul_edm_sbc imx8mp_dhcom_drc02 imx8mp_dhcom_pdk2 imx8mp_dhcom_pdk3 imx8mp_dhcom_picoitx imx8mp_venice Signed-off-by: Simon Glass <simon.glass@canonical.com>
176 lines
4.3 KiB
Plaintext
176 lines
4.3 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_IMX8M=y
|
|
CONFIG_TEXT_BASE=0x40200000
|
|
CONFIG_SYS_MALLOC_LEN=0x2000000
|
|
CONFIG_SPL_GPIO=y
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_ENV_SIZE=0x8000
|
|
CONFIG_ENV_OFFSET=0x3f0000
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="freescale/imx8mp-venice-gw71xx-2x"
|
|
CONFIG_TARGET_IMX8MP_VENICE=y
|
|
CONFIG_OF_LIBFDT_OVERLAY=y
|
|
CONFIG_DM_RESET=y
|
|
CONFIG_SYS_MONITOR_LEN=524288
|
|
CONFIG_SPL_MMC=y
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
|
CONFIG_SPL_STACK=0x960000
|
|
CONFIG_SPL_TEXT_BASE=0x920000
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x98fc00
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x600
|
|
CONFIG_SYS_BOOTM_LEN=0x10000000
|
|
CONFIG_SYS_LOAD_ADDR=0x40480000
|
|
CONFIG_SPL=y
|
|
CONFIG_ENV_OFFSET_REDUND=0x3f8000
|
|
CONFIG_SPL_IMX_ROMAPI_LOADADDR=0x48000000
|
|
CONFIG_PCI=y
|
|
CONFIG_SYS_MEMTEST_START=0x40000000
|
|
CONFIG_SYS_MEMTEST_END=0x80000000
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_EXTERNAL_OFFSET=0x3000
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_SYSTEM_SETUP=y
|
|
CONFIG_USE_PREBOOT=y
|
|
CONFIG_PREBOOT="gsc wd-disable"
|
|
CONFIG_SYS_CBSIZE=2048
|
|
CONFIG_SYS_PBSIZE=2074
|
|
CONFIG_BOARD_LATE_INIT=y
|
|
CONFIG_SPL_MAX_SIZE=0x26000
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
CONFIG_SPL_BOOTROM_SUPPORT=y
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_HAVE_INIT_STACK=y
|
|
CONFIG_SPL_SYS_MALLOC=y
|
|
CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
|
|
CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x42200000
|
|
CONFIG_SPL_SYS_MALLOC_SIZE=0x80000
|
|
CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x300
|
|
CONFIG_SPL_I2C=y
|
|
CONFIG_SPL_WATCHDOG=y
|
|
CONFIG_SYS_PROMPT="u-boot=> "
|
|
# CONFIG_CMD_EXPORTENV is not set
|
|
# CONFIG_CMD_IMPORTENV is not set
|
|
CONFIG_CMD_ERASEENV=y
|
|
CONFIG_CRC32_VERIFY=y
|
|
CONFIG_CMD_MD5SUM=y
|
|
CONFIG_MD5SUM_VERIFY=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_CMD_CLK=y
|
|
CONFIG_CMD_FUSE=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_PCI=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_DHCP6=y
|
|
CONFIG_CMD_TFTPPUT=y
|
|
CONFIG_SYS_DISABLE_AUTOLOAD=y
|
|
CONFIG_CMD_WGET=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_UUID=y
|
|
CONFIG_CMD_PMIC=y
|
|
CONFIG_CMD_REGULATOR=y
|
|
CONFIG_CMD_TPM=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
# CONFIG_ISO_PARTITION is not set
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_OF_LIST="freescale/imx8mp-venice-gw71xx-2x freescale/imx8mp-venice-gw72xx-2x freescale/imx8mp-venice-gw73xx-2x freescale/imx8mp-venice-gw74xx freescale/imx8mp-venice-gw7905-2x"
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
|
CONFIG_SYS_MMC_ENV_DEV=2
|
|
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
|
|
CONFIG_IP_DEFRAG=y
|
|
CONFIG_PROT_TCP_SACK=y
|
|
CONFIG_IPV6=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_TFTP_BLOCKSIZE=4096
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_CLK_COMPOSITE_CCF=y
|
|
CONFIG_CLK_IMX8MP=y
|
|
CONFIG_GPIO_HOG=y
|
|
CONFIG_DM_GPIO_LOOKUP_LABEL=y
|
|
CONFIG_MXC_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_LED=y
|
|
CONFIG_LED_BLINK=y
|
|
CONFIG_LED_GPIO=y
|
|
CONFIG_SUPPORT_EMMC_BOOT=y
|
|
CONFIG_MMC_IO_VOLTAGE=y
|
|
CONFIG_MMC_UHS_SUPPORT=y
|
|
CONFIG_MMC_HS400_ES_SUPPORT=y
|
|
CONFIG_MMC_HS400_SUPPORT=y
|
|
CONFIG_FSL_USDHC=y
|
|
CONFIG_PHY_TI_DP83867=y
|
|
CONFIG_PHY_XWAY=y
|
|
CONFIG_PHY_FIXED=y
|
|
CONFIG_DM_MDIO=y
|
|
CONFIG_DM_DSA=y
|
|
CONFIG_DM_ETH_PHY=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_DWC_ETH_QOS=y
|
|
CONFIG_DWC_ETH_QOS_IMX=y
|
|
CONFIG_FEC_MXC=y
|
|
CONFIG_KSZ9477=y
|
|
CONFIG_RGMII=y
|
|
CONFIG_MII=y
|
|
CONFIG_NVME_PCI=y
|
|
CONFIG_PCIE_DW_IMX=y
|
|
CONFIG_PHY_IMX8MQ_USB=y
|
|
CONFIG_PHY_IMX8M_PCIE=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_SPL_PINCTRL=y
|
|
CONFIG_PINCTRL_IMX8M=y
|
|
CONFIG_POWER_DOMAIN=y
|
|
CONFIG_IMX8M_POWER_DOMAIN=y
|
|
CONFIG_IMX8MP_HSIOMIX_BLKCTRL=y
|
|
CONFIG_DM_PMIC=y
|
|
CONFIG_DM_PMIC_BD71837=y
|
|
CONFIG_SPL_DM_PMIC_BD71837=y
|
|
CONFIG_DM_PMIC_MP5416=y
|
|
CONFIG_SPL_DM_PMIC_MP5416=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_MXC_UART=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_MXC_SPI=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_SPL_SYSRESET=y
|
|
CONFIG_SYSRESET_PSCI=y
|
|
CONFIG_SYSRESET_WATCHDOG=y
|
|
CONFIG_DM_THERMAL=y
|
|
CONFIG_IMX_TMU=y
|
|
# CONFIG_TPM_V1 is not set
|
|
CONFIG_TPM2_TIS_SPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|
|
CONFIG_USB_XHCI_DWC3_OF_SIMPLE=y
|
|
CONFIG_USB_EHCI_HCD=y
|
|
CONFIG_MXC_USB_OTG_HACTIVE=y
|
|
CONFIG_USB_DWC3=y
|
|
CONFIG_USB_DWC3_GENERIC=y
|
|
CONFIG_USB_HOST_ETHER=y
|
|
CONFIG_USB_ETHER_ASIX=y
|
|
CONFIG_USB_ETHER_ASIX88179=y
|
|
CONFIG_USB_ETHER_LAN75XX=y
|
|
CONFIG_USB_ETHER_LAN78XX=y
|
|
CONFIG_USB_ETHER_MCS7830=y
|
|
CONFIG_USB_ETHER_RTL8152=y
|
|
CONFIG_USB_ETHER_SMSC95XX=y
|
|
CONFIG_IMX_WATCHDOG=y
|
|
CONFIG_TPM=y
|
|
# CONFIG_SPL_SHA512 is not set
|
|
# CONFIG_SPL_SHA384 is not set
|
|
CONFIG_HEXDUMP=y
|