Marek Vasut 8c417ceaed clk: renesas: Synchronize R-Car R8A779F0 S4 clock tables with Linux 6.10.9 ...

Synchronize R-Car R8A779F0 S4 clock tables with Linux 6.10.9,
commit 1611860f184a2c9e74ed593948d43657734a7098 .

Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>

2024-10-13 23:21:26 +02:00

..

adi

…

altera

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

analogbits

clk: sifive: append missing \n to messages

2024-09-10 10:10:43 +08:00

aspeed

…

at91

…

exynos

global: Rename SPL_TPL_ to PHASE_

2024-10-11 11:44:48 -06:00

imx

global: Rename SPL_TPL_ to PHASE_

2024-10-11 11:44:48 -06:00

intel

…

mediatek

Merge patch series "clk: mediatek: mt7622: clk migration for OF_UPSTREAM"

2024-08-19 16:15:51 -06:00

meson

…

microchip

…

mtmips

…

mvebu

…

nuvoton

…

owl

…

qcom

clk/qcom: sm8250: add debug data

2024-10-04 14:57:04 +02:00

renesas

clk: renesas: Synchronize R-Car R8A779F0 S4 clock tables with Linux 6.10.9

2024-10-13 23:21:26 +02:00

rockchip

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

sifive

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

sophgo

clk: sophgo: cv1800b: Add clock controller driver for cv1800b SoC

2024-09-11 20:32:06 +08:00

starfive

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

stm32

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

sunxi

clk: sunxi: add EMAC and EPHY clocks and resets for the V3s SoC

2024-07-15 22:18:16 +01:00

tegra

…

ti

global: Rename SPL_TPL_ to PHASE_

2024-10-11 11:44:48 -06:00

uniphier

…

clk_bcm6345.c

…

clk_boston.c

…

clk_fixed_factor.c

…

clk_fixed_rate.c

…

clk_k210.c

…

clk_octeon.c

…

clk_pic32.c

…

clk_sandbox_ccf.c

…

clk_sandbox_test.c

…

clk_sandbox.c

…

clk_scmi.c

…

clk_versaclock.c

…

clk_versal.c

…

clk_vexpress_osc.c

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

clk_zynq.c

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

clk_zynqmp.c

clk: zynqmp: Add set_rate support for display clocks

2024-08-05 16:10:36 +02:00

clk-cdce9xx.c

…

clk-composite.c

…

clk-divider.c

…

clk-fixed-factor.c

…

clk-gate.c

…

clk-gpio.c

…

clk-hsdk-cgu.c

…

clk-mux.c

…

clk-uclass.c

drivers: Use CONFIG_XPL_BUILD instead of CONFIG_SPL_BUILD

2024-10-11 11:44:48 -06:00

clk-xlnx-clock-wizard.c

…

clk.c

…

ics8n3qv01.c

…

Kconfig

clk: sophgo: cv1800b: Add clock controller driver for cv1800b SoC

2024-09-11 20:32:06 +08:00

Makefile

global: Rename SPL_TPL_ to PHASE_

2024-10-11 11:44:48 -06:00

mpc83xx_clk.c

global_data: Move pci_clk to m68k and powerpc

2024-08-26 14:05:37 -06:00

mpc83xx_clk.h

…