Vaishnav Achath ce9b57a360 arm: mach-k3: j722_spl: Add FAST XSPI boot mode ...

Fast XSPI boot mode is supported by J722S ROM, add that.

Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com>
Signed-off-by: Prasanth Babu Mantena <p-mantena@ti.com>
Reviewed-by: Udit Kumar <u-kumar1@ti.com>
(cherry picked from commit ed89c75771)

2025-12-24 05:17:06 -07:00

..

am6_hardware.h

…

am6_spl.h

…

am62_hardware.h

…

am62_spl.h

…

am62a_hardware.h

arm: mach-k3: am62ax: Fix typo in ROM data macro name

2024-04-29 10:54:03 -06:00

am62a_spl.h

…

am62p_hardware.h

arm: mach-k3: am62p: Fixup a53 max cpu frequency by speed-grade

2025-12-21 18:12:21 -07:00

am62p_spl.h

…

am64_hardware.h

…

am64_spl.h

…

clock.h

…

hardware.h

arch: mach-k3: Introduce basic files to support J722S SoC family

2024-06-19 12:07:44 -06:00

j721e_hardware.h

arm: mach-k3: fix typo in devstat macro name

2025-12-24 05:17:00 -07:00

j721e_spl.h

…

j721s2_hardware.h

arm: mach-k3: fix typo in devstat macro name

2025-12-24 05:17:00 -07:00

j721s2_spl.h

…

j722s_hardware.h

arch: mach-k3: Introduce basic files to support J722S SoC family

2024-06-19 12:07:44 -06:00

j722s_spl.h

arm: mach-k3: j722_spl: Add FAST XSPI boot mode

2025-12-24 05:17:06 -07:00

j784s4_hardware.h

…

j784s4_spl.h

…

k3-ddr.h

board: ti: Pull redundant DDR functions to a common location and Fixup DDR size when ECC is enabled

2025-12-21 15:11:24 -07:00

k3-qos.h

arm: mach-k3: am62a: Simplify the logic for QOS reg and val propagation

2024-06-24 09:51:09 -06:00

security.h

include: mach-k3: move k3 security functions to security.h

2024-06-07 14:00:43 -06:00

spl.h

arch: mach-k3: Introduce basic files to support J722S SoC family

2024-06-19 12:07:44 -06:00