Files
u-boot/board
York Sun c4243ac9e2 armv8/ls2080aqds: Update DDR settings for four chip-select case
When 4 chip-selects are used, vref should use range 1 and CDT uses 80 ohm,
and 2T timing is enabled.

Signed-off-by: York Sun <yorksun@freescale.com>
2015-12-13 18:27:28 -08:00
..
2015-11-05 08:24:42 +01:00
2015-11-12 17:38:08 +01:00
2015-09-28 10:48:23 -04:00
2015-12-09 17:44:56 +08:00
2015-11-21 21:50:17 -05:00
2015-11-21 21:50:17 -05:00
2015-11-21 21:50:17 -05:00
2015-11-12 09:21:07 -07:00
2015-11-21 21:50:17 -05:00
2015-11-21 21:50:17 -05:00
2015-12-05 18:22:32 -05:00
2015-11-21 21:50:17 -05:00
2015-12-07 10:14:29 +01:00