Files
u-boot/include
Lokesh Vutla ccdb7c2255 armv7r: K3: Allow SPL to run only on core 0
Based on the MCU R5 efuse settings, R5F cores in MCU domain
either work in split mode or in lock step mode.

If efuse settings are in lockstep mode: ROM release R5 cores
and SPL continues to run on the R5 core is lockstep mode.

If efuse settings are in split mode: ROM releases both the R5
cores simultaneously and allow SPL to run on both the cores.
In this case it is bootloader's responsibility to detect core
1 and park it. Else both the core will be running bootloader
independently which might result in an unexpected behaviour.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
2018-11-26 22:52:11 -05:00
..
2018-11-20 13:08:15 +01:00
2018-11-26 08:25:33 -05:00
2018-11-14 09:16:27 -08:00
2018-10-19 19:19:53 -04:00
2018-11-26 13:57:31 +08:00
2018-11-10 08:16:30 -05:00
2018-10-22 13:01:27 +02:00
2018-10-22 13:01:27 +02:00
2018-10-07 10:47:38 -04:00
2018-10-10 12:29:02 -05:00
2018-10-09 04:40:27 -06:00
2018-10-24 14:45:38 -05:00
2018-11-14 09:16:27 -08:00
2018-10-07 11:04:01 -04:00
2018-10-09 04:40:27 -06:00
2018-10-09 04:40:27 -06:00